Master i slave interfejsi: wishbone port i vhdl kod
begin port map ( datain1 => datain(hor), datain2 => datain((width + (2ver + hor)) mod width), dataout => outverhor(ver)(hor), sel => shift(ver) ); end generate firstline; #5/6 and depth >...
Elektrotehnika
33 stranica
Elektrotehnika
Objavio SNTTz
·
